In this paper, a new soft switching three phase inverter with a quasi-resonant dc-link is presented. The proposed inverter has a dc-link switch and an auxiliary switch. The inverter switches are turned on and off under zero voltage switching condition and all auxiliary circuit switches and diodes are also soft switched. The control utilizes PWM and the auxiliary switch does not require an isolated gate drive circuit. In this paper, the operation analysis and design considerations of the proposed soft switching inverter are discussed. The presented experimental results of a realized prototype confirm the theoretical analysis.
I. INTRODUCTION
Inverters have many applications in power electronic devices such as motor drives, active power filters and uninterruptible power supplies. In order to decrease the size of the output filter and to eliminate audio noise, the switching frequency must be increased. In hard switching inverters, a higher switching frequency leads to increased switching losses which consequently increases the size of the snubber circuits and heatsinks. In addition, electro magnetic interference (EMI) increases and efficiency decreases. To overcome these problems, the application of soft switching techniques is essential [1] - [10] .
Quasi-resonant dc-link (QRDCL) inverters are one type of soft switching inverter that can be controlled by pulse width modulation (PWM) [11] - [19] . In these inverters, the input power supply is separated from the inverter dc-link by a switch, which is called a dc-link switch. Also, a resonant capacitor is placed in parallel with the inverter dc-link as shown in Fig. 1 .
When a change in the state of the inverter switches is necessary, the dc-link switch is turned off and the resonant capacitor discharges by an auxiliary circuit and thus the state of the inverter switches can be changed under zero voltage switching (ZVS) condition. Then the auxiliary circuit charges the resonant capacitor and the dc-link switch is turned on again. The auxiliary circuit usually requires two or more switches in order to charge and discharge the dc-link capacitor.
One of the main QRDCL inverter research goals is to achieve soft switching conditions with a minimum number of Manuscript received Jan. 4 auxiliary circuit elements. The auxiliary circuit in [11] has three auxiliary switches and the auxiliary circuits in [12] - [16] have two auxiliary switches. Reducing the number of auxiliary switches simplifies the control circuit and decreases the inverter cost. Therefore it is essential to offer QRDCL inverters with one auxiliary switch [17] , [18] . In [17] the number of auxiliary switches is reduced at the cost of employing extra elements including three diodes, coupled inductors and a resonant capacitor. The auxiliary circuit presented in [18] has reduced the number of extra elements at the expense of adding a capacitive voltage divider at the inverter input and losing control over the zero voltage interval of the inverter dclink. The control of the dc-link zero voltage interval, is used in some switching methods such as space vector modulation. The QRDCL inverter presented in [19] has no auxiliary switch and the soft switching condition is achieved by a dc-link switch. This advantage is achieved at the cost of a higher voltage stress on dc-link switch.
In this paper a QRDCL inverter with one switch in its auxiliary circuit is presented. This switch is turned on under zero current switching (ZCS) condition and turned off under an almost ZVS condition. Also, the auxiliary diode in this circuit turns on under ZVS condition and turns off under ZCS condition. Since the source of the auxiliary switch is connected to the source of three inverter main switches, this switch does not require an isolated gate drive circuit. The proposed inverter has a lower number of extra elements than previously developed QRDCL inverters.
The proposed inverter is introduced and its operating intervals are discussed in the second section. The design considerations of the proposed inverter are provided in the third section and the experimental results of a 250W, 20kHz prototype inverter are presented in the forth section. The presented experimental results confirm the theoretical analysis.
II. PROPOSED INVERTER OPERATION
The circuit configuration of the proposed QRDCL inverter is illustrated in Fig. 2 . The main inverter is composed of S 1 to S 6 . The dc-link switch is S a1 and the dc-link resonant capacitor is C r . The auxiliary circuit consists of switch S a2 , diode D 2 and the coupled inductors L r1 and L r2 . Diode D 1 is the antiparallel diode of switch S a1 . Because the inductors L r1 and L r2 are much smaller than the load inductance, an inverter with a three phase load can be replaced by the current source I o , as shown in Fig. 3 . I o is abruptly altered when the state of the inverter switches changes. Diode D o stands for the antiparallel diodes of the inverter switches. In order to simplify the description of the inverter operating intervals, all circuit elements are assumed to be ideal. The proposed inverter has seven distinct operating intervals in a switching cycle as shown in Fig. 4 and the main theoretical waveforms are presented in Fig. 5 . Before the first operating interval, it is assumed that S a1 is on and S a2 is off. Therefore, the output current I o1 flows through S a1 . Interval 1 (t 0 ≤ t ≤ t 1 ): Whenever a change in the state of the inverter main switches is desired, S a2 is turned on. Due to existence of L r1 , the turn on of S a2 is under ZCS condition and L r1 increases linearly until it reaches I min which is defined as the minimum required current of L r1 that guarantees the charging of C r in interval 4. The design procedure of I min is illustrated in section III. L r1 and the duration of this interval are as follows:
Interval 2 (t 1 ≤ t ≤ t 2 ): When L r1 reaches I min , switch S a1 must be turned off. S a1 is turned off under ZVS condition due to the existence of C r . In this interval, a resonance starts between C r and L r1 which decreases the dc-link voltage. The L r1 and C r equations are:
where
When the dc-link voltage reaches zero, this interval ends. The duration of this interval is:
).
Interval 3 (t 2 ≤ t ≤ t 3 ): At t 2 , C r reaches zero and diode D 2 turns on. Thus, a fraction of the flux linkage of L r1 , moves to L r2 . At beginning of this interval L r1 is:
The ampere-turns of the coupled inductors must be constant, therefore:
where I Lr1 and I Lr2 are the currents of L r1 and L r2 , and N 1 and N 2 are inductor winding turns of L r1 and L r2 respectively. The dc-link voltage in this interval is (nV on,sw −V on,d )/(n + 1) where V on,sw and V on,d are the voltage drops of switch S a2 and diode D 2 , and n = N 2 /N 1 . Since n is greater than unity, the dc-link voltage is small and positive which reverse biases the inverter anti-parallel diodes (D o ). Thus:
By substituting equation (7) into equation (8) the following equations are obtained:
In order to operate at ZVS condition, the state of the inverter switches must be changed in this interval. In space vector modulation controllers this interval can be used as the zero vector. Interval 4 (t 3 ≤ t ≤ t 4 ): At t 3 , switch S a2 is turned off and the ampere-turns of L r1 move to L r2 . Thus, L r2 current increases and begins to charge C r . Since the voltage of C r is almost zero at the beginning of this interval, switch S a2 is turned off under ZVS condition. Since the state of the inverter switches was changed in the previous interval, I o1 is changed to I o2 . L r2 and C r in this interval are:
i Lr2 (t) = (
When C r reaches Vs, this interval ends. Thus, the duration of this interval is:
Interval 5 (t 4 ≤ t ≤ t 5 ): In this interval, diode D 1 turns on under ZVS condition. Thus, switch S a1 can be turned on under zero voltage zero current switching (ZVZCS) condition. L r2 current decreases linearly from I 2 to I o2 . Thus:
Duration of this interval is:
Interval 6 (t 5 ≤ t ≤ t 6 ): This interval starts when D 1 reaches zero and turns off under ZVZCS condition. Therefore S a1 begins to increase until it reaches I o2 . The current of L r2 is:
This interval continues until L r2 current reaches zero. Therefore, the duration of this interval is:
Interval 7 (t 6 ≤ t ≤ t 7 ): In this interval, I o2 flows through S a1 . This interval continues until the state of the inverter switches needs to be changed again. 
III. DESIGN CONSIDERATIONS
The design of the proposed inverter includes C r , L r1 , n and the switch gate pulses. C r is the turn off snubber capacitor for switch S a1 and L r1 is the turn on snubber inductor for switch S a2 . Therefore they can be designed like any conventional switch snubber [20] .
The control circuit must drive the auxiliary switch and the dc-link switch at the proper time. It can be observed from Fig. 5 that when the control circuit decides to change the state of inverter switches, this action should be performed with a delay in order to have enough time to reduce the dclink voltage to zero. Thus, switch S a2 is turned on first and L r1 current increases until it reaches I min . This current must be large enough to guarantee charging C r in interval 4. According to equation (12) , to guarantee charging C r to V s , the following relation must be held:
By substituting I1 from equation (7) into relation (20) , the following is obtained:
The right side of relation (21) is at its maximum when I o1 = I o2 = I om where I om is the maximum value of I o . Thus the value of I min which provides ZVS condition is obtained as follows:
To select a proper value for n, there is a tradeoff between I min and the voltage stress of S a2 . According to (22), a larger n causes a larger I min and thus greater current stresses on S a1 and S a2 . However a small value of n causes a higher voltage stress on S a2 . Therefore, a proper value for n is between 1.5 and 2.5. After determining n, ∆t 1 can be obtained from equation (2) .
The state of the inverter switches can be changed ∆t 2 seconds after turning S a1 off. According to equation (6) , the maximum value of ∆t 2 is: IV. EXPERIMENTAL RESULTS A prototype of the proposed QRDCL inverter is implemented at a 20kHz switching frequency as shown in Fig. 6 . The inverter specifications and the employed components are shown in Table I and Table II respectively. L r1 and L r2 are very small and are realized by winding 5 and 10 turns respectively on an EI2820 ferrite core using a small air gap.
The experimental results are illustrated in Fig. 7 . The soft switching conditions of S a1 and S a2 are shown in Fig. 7 and Fig. 8 respectively. The voltage and current of one of the inverter main switches are shown in Fig. 9 . It can be observed from this figure that the inverter main switches are turned on and off under ZVS conditions. The voltage and current of this switch in one cycle of output current is shown in Fig. 10 . Also, Fig. 11 shows the inverter three phase output currents.
V. CONCLUSIONS
In this paper a new soft switching three phase inverter with a quasi-resonant dc-link is presented. This inverter has one auxiliary switch in addition to the conventional dc-link switch. In other words, it has a lower number of extra elements than previously presented QRDCL inverters. In addition, all auxiliary switches and diodes are soft switched. A theoretical analysis and the design considerations of the proposed inverter are presented. The presented experimental results of a prototype inverter confirm the theoretical analysis.
